PFC Multipliers
How the Translinear Multiplier Works
The semi-discrete design of a power-factor controller (PFC) uses a multiplier as a variable-gain amplifier (VGA). It amplifies the rectified sinewave voltage and applies it as the control input to the current loop. In this article, low-cost, low parts-count multiplier design is presented.
Two-quadrant multiplier
The sine-magnitude voltage from the rectifier is the input signal to the current loop. The PFC amplifies the voltage waveform as a scaled current waveform, thereby producing a resistive PFC input. The scaling is controlled by the PFC voltage loop, to control the dc output voltage. The sine-magnitude is unipolar and positive; therefore, the multiplier need operate only in the two positive quadrants. Such a multiplier can be implemented with a low parts count and low cost.
This approach to two-quadrant multiplier design applies the translinear principle that Barrie Gilbert discovered in the 1960s. The (inverting) translinear multiplier circuit is shown below.

The translinear cell is formed by Q1, Q2, Q4, and Q5. The ratio of currents i4/i5 is the same as the ratio i2/i1. This can be derived beginning with the basic v-i relationship for a bipolar junction (diode):
![]()
where IS is the junction saturation current, typically around the miniscule value of 10–15 A. The base-emitter junctions of Q4 and Q5 are in series, connected at node 3 to current source I1. Starting at the emitter of Q4 and summing voltages to the emitter of Q5, the Dv across Q4 and Q5 is:
![]()
For matched transistors, IS4 = IS5 and
![]()
A similar calculation for matched transistor pair Q1, Q2 results in:
![]()
The two transistor pairs are in parallel with the same Dv values. Equating the two Dv expressions,
![]()
Next, consider the current source I1 supplying Q4 and Q5. Summing currents at node 3,
i4 + i5 = I1
Similarly,
i1 + i2 = I2
Now, it is a most interesting fact of algebra that if
![]()
then
![]()
Applying this algebraic transform (which is the key to translinear multipliers) to the above circuit,
![]()
where the differential output current,
iO = i1 – i2
and the differential diode input current,
iI = i4 – i5
The Q1, Q2 diff-amp output half of the translinear cell is combined at the collector of Q2. Q1 collector current, i1, is flipped around by a ´1 current mirror (IcIs1) and added algebraically to i2, producing a single-ended iO at the output node (8), which develops an output voltage across R4. At the input, iI is controlled by input voltage Vs in the diagram.
Let's now examine these math results for their electronic meaning. The output current, iO, is scaled by current source I2. The transfer function equation can be written as:
![]()
The multiplier function is I2×iI. By making I2 controllable by another input, that input multiplies with vs. In addition, note that I1 divides the result, so that if I1 were controlled, this input would be a divisor.
Closure
Now that the basic theory of the Gilbert gain-cell multiplier has been presented, we will proceed to look at its behavior, both simulated and measured.
Ó
Dennis L. Feucht, 2000